PIC18LF66K80-I/PT【PDF 36/351 页】MCU PIC ECAN 64KB FLASH 64TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

32页 33页 34页 35页 [36页]37页 38页 39页 40页

PIC18F66K80 FAMILY

DS39977F-page 130

2010-2012 Microchip Technology Inc.

FIGURE 7-2:

TABLE WRITE OPERATION

7.2

Control Registers

Several control registers are used in conjunction with

the TBLRD and TBLWT instructions. These include the:

EECON1 register

EECON2 register

TABLAT register

TBLPTR registers

7.2.1

EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 7-1) is the control

not a physical register, is used exclusively in the

memory write and erase sequences. Reading

EECON2 will read all ‘0’s.

The EEPGD control bit determines if the access is a

program or data EEPROM memory access. When

clear, any subsequent operations operate on the data

EEPROM memory. When set, any subsequent

operations operate on the program memory.

The CFGS control bit determines if the access is to the

Configuration registers or to program memory/data

EEPROM memory. When set, subsequent operations

operate on Configuration registers regardless of

EEPGD (see Section 28.0 “Special Features of the

CPU”

). When clear, memory selection access is

determined by EEPGD.

The FREE bit, when set, allows a program memory

erase operation. When FREE is set, the erase

operation is initiated on the next WR command. When

FREE is clear, only writes are enabled.

The WREN bit, when set, allows a write operation. On

power-up, the WREN bit is clear. The WRERR bit is set

in hardware when the WR bit is set and cleared when

the internal programming timer expires and the write

operation is complete.

The WR control bit initiates write operations. The bit

cannot be cleared, only set, in software. It is cleared in

hardware at the completion of the write operation.

Table Pointer(1)

Table Latch (8-bit)

TBLPTRH

TBLPTRL

TABLAT

Program Memory

(TBLPTR)

TBLPTRU

Instruction: TBLWT*

Note 1:

The Table Pointer actually points to one of 64 holding registers, the address of which is determined by

TBLPTRL<5:0>. The process for physically writing data to the program memory array is discussed in

Section 7.5 “Writing to Flash Program Memory”

Holding Registers

Program Memory

Note:

During normal operation, the WRERR is

read as ‘1’. This can indicate that a write

operation was prematurely terminated by

a Reset, or a write operation was

attempted improperly.

Note:

The EEIF interrupt flag bit (PIR4<6>) is

set when the write is complete. It must be

cleared in software.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式